Clock-skew-optimization methodology for substrate-noise reduction with supply-current folding
نویسندگان
چکیده
منابع مشابه
Power Supply Noise Suppression via Clock Skew Scheduling
Simultaneous switching events in the clock lines and the signals passing through sequential and combinational logic elements cause large and voltage variations in the power and ground network. This is known as power supply noise and it affects the performance and reliability of the entire circuit. In this paper, we propose an algorithm that performs clock skew scheduling to minimize the number ...
متن کاملGALS Methodology for Substrate Noise Reduction in BiCMOS Technologies
The coupling of simultaneous switching noise through the substrate presents an important issue to integration of both noisy digital and sensitive analog circuitry in mixedsignal integrated circuits. Noise is generated by digital aggressor circuits, it further propagates through the common substrate, and finally impacts the performance of analog victim circuitry through body effect and capacitiv...
متن کاملRegister Binding for Clock Skew Optimization
In modern high-speed circuit design, the clock skew has been widely utilized as a manageable resource to improve the circuit performance. However, in high-level synthesis stage, the circuit is never optimized for the utilization of clock skew. This paper is the first attempt to the high-level synthesis of non-zero clock skew circuits. First, we show that the register binding in high-level synth...
متن کاملSubstrate Noise Reduction in CMOS Transistors: a methodology definition
Substrate coupling can corrupt low level analog signals and impair the performance of monolithic integrated circuits. Therefore, a characterization methodology able to evaluate the efficiency of the countermeasures against crosstalk, appears very important for designers. In this paper, after the verification that PMOS transistors are more sensitive to substrate voltage fluctuations than NMOS on...
متن کاملClock Skew Optimization Considering Compilicated Power Modes
To conserve energy, a design which utilizes different power modes has been widely adopted. However, when a design has many different power modes, clock tree optimization (CTO) becomes very difficult. In this paper, we propose a two-level power-mode-aware CTO methodology. Among all different power modes, the chip-level CTO globally reduces clock skew among modules, whereas the module-level CTO r...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
سال: 2006
ISSN: 0278-0070
DOI: 10.1109/tcad.2005.855952